

# WO9910871

## Publication Title:

Video data transmission and display system and associated methods for encoding/decoding synchronization information and video data

## Abstract:

Video data transmission and display system configured for transmitting three video data signals and two synchronization signals over three lines while preserving polarity information for the synchronization signals. The system includes a video encoder which combines the R video signal and the HSYNC synchronization signal into a first video/synchronization composite signal and combines the B video signal and the VSYNC synchronization signal into a second video/synchronization composite signals. The two video/synchronization composite signals are transmitted, together with the G video signal, over respective ones of three transmission lines to a video monitor. The video monitor includes a video decoder which separates the original video and synchronization signals from each of the video/synchronization composite signals.

---

Data supplied from the esp@cenet database - <http://ep.espacenet.com>

PCT


WORLD INTELLECTUAL PROPERTY ORGANIZATION  
International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>6</sup> :  G09G 5/00		A1	(11) International Publication Number: <b>WO 99/10871</b>  (43) International Publication Date: 4 March 1999 (04.03.99)
(21) International Application Number: PCT/US98/00699		(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, GH, HU, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).	
(22) International Filing Date: 14 January 1998 (14.01.98)			
(30) Priority Data: 60/056,945 25 August 1997 (25.08.97) US 08/935,968 23 September 1997 (23.09.97) US			
(71) Applicant: INT LABS, INC. [US/US]; 107 RR620S #113B, Austin, TX 78734 (US).		Published <i>With international search report.</i>	
(72) Inventor: HANLEY, William; Route 1, Box 471, Cedar Creek, TX 78734 (US).			
(74) Agents: KICE, Warren et al.; Haynes and Boone, L.L.P., Suite 3100, 901 Main Street, Dallas, TX 75202-3789 (US).			

(54) Title: VIDEO DATA TRANSMISSION AND DISPLAY SYSTEM AND ASSOCIATED METHODS FOR ENCODING/DECODING SYNCHRONIZATION INFORMATION AND VIDEO DATA



**(57) Abstract**

Video data transmission and display system configured for transmitting three video data signals and two synchronization signals over three lines. The system includes a video encoder which combines the R video signal (62) and the HSYNC signal (64) into a first signal and combines the B video signal (66) and VSYNC signal (68) into second signal. The two signals are transmitted, together with the G video signal to a video monitor (58).

**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Larvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakhstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

**VIDEO DATA TRANSMISSION AND DISPLAY SYSTEM  
AND ASSOCIATED METHODS FOR ENCODING/DECODING  
SYNCHRONIZATION INFORMATION AND VIDEO DATA**

**Technical Field**

The invention relates generally to a video data transmission and display system and, more particularly, to a video data transmission and display system which incorporates an encoder for combining selected video data and synchronization information into a synchronization polarity-insensitive composite signal and an associated decoder for separating the video data and the synchronization information from the composite signal.

**Background of the Invention**

Video displays such as computer monitors generate images using video signals received from a computer system, for example, a personal computer (or "PC"), or other source of video data. For many such displays, images are produced using data received from three video signals--red, green and blue--collectively referred to as RGB video data signals. In addition to the aforementioned video data signals, most video displays also receive two other signals--a horizontal synchronization (or "sync") signal and a vertical sync signal. The horizontal sync signal is used to synchronize the monitor to the video signal source. Specifically, the video signal source transmits a serial data stream to the video monitor which begins to scan from left to right across the screen using an electron beam. At the end of a line, a horizontal sync pulse indicates the end of the line. Upon receiving the horizontal sync pulse, the monitor will reposition the electron beam back to the left border of the screen and begin scanning to the right again. The vertical sync pulse, on the other hand, indicates to the video monitor to begin a new screen by repositioning the electron beam back to the top left corner of the screen.

Currently, there are three techniques by which these three video signals and two sync signals are transmitted from a video source to a video monitor. The first of these techniques may be seen by reference to Fig. 1a.

Here, a video source 10 and a video monitor 12 are coupled together by first, second, third, fourth and fifth lines 14, 16, 18, 20 and 22, each of which respectively carries one of the R, G, B, horizontal sync (or "HSYNC") and vertical sync (or "VSYNC") signals from the video source 10 to the video monitor 12. While adequate for use, this configuration is considered disadvantageous in that it requires five shielded cables, together with associated connection circuitry, in order to convey the requisite signals. As a result, therefore, this configuration would be both more expensive to manufacture and less convenient for use in video applications where space is at a premium.

For these reasons, various solutions by which the five video signals are transmitted from the video source to a video monitor using a lesser number of cables have been proposed. A four line solution may be seen by reference to Fig. 1b. Here, a video source 24 is coupled to a video monitor 26 by first, second, third and fourth cables 28, 30, 32 and 34. As before, the first, second and third cables 28, 30 and 32 are used to transmit respective ones of the R, G and B video data signals. Here, however, the HSYNC and VSYNC signals are combined into a composite sync signal for transmission over a composite sync cable, for example, the fourth cable 34. While the inability of video monitors to distinguish between HSYNC and VSYNC pulses was initially considered to be an obstacle to this approach, this problem was solved relatively easily by varying the comparative duration of the HSYNC and VSYNC pulses. Thus, the video monitor 26 would distinguish between the HSYNC and VSYNC pulses based upon comparative duration, i.e., pulses having a duration in excess of a pre-selected value are classified as VSYNC pulses while pulses having a duration below the pre-selected value are classified as HSYNC pulses. While this configuration successfully reduced the number of required connections between the video source 24 and the video monitor 26 from 5 to 4 and achieved, therefore, considerable savings in both cost and consumption of space, it should be readily appreciated that

further savings are possible if the number of required connections could be reduced still further.

A three line configuration is illustrated in Fig. 1c. As may now be seen, a video source 36 is coupled to a video monitor 38 by only first, second and third lines 40, 42 and 44. Similar to the systems disclosed in Figs. 1a-b, the first and third cables 40 and 44 carry the R and B video data signals. Here, however, the second cable 42 carries both the G video data signal and the composite sync signal. Combining video data and sync signals on a single line is possible because of the characteristic of video data signals to periodically blank. Blanking intervals are those periods during which a video signal is inactive. For example, a video data signal blanks whenever the electron beam is positioned outside the active display area of the monitor, i.e., is positioned along the border or porch of the screen, or while the electron beam is repositioning itself for scanning a next line, or next screen.

While the three cable solution would appear to be the most desirable of the various configurations disclosed in Figs. 1a-c, certain considerations have limited the use thereof. Specifically, to combine video and synchronization data into a single signal, synchronization data is inserted into the blanking intervals of the G video signal prior to transmission of the video/composite sync composite signal over the second line 42. Upon receipt by the video monitor 38, the synchronization data is stripped off before generation of an image thereby. So that the video monitor 38 can readily distinguish between the video data component and the synch component of the received video/synchronization composite signal, the video monitor 38 is instructed that the data component of the video/synchronization composite signal will always be positive while the sync component will always be negative. Such an instruction, however, presumes that all composite sync signals will be polarity insensitive, i.e., will always have the same polarity. If different sync signals had different polarities, important synchronization

information could be lost when combining and/or separating the video and sync signals.

Unfortunately, this presumption is not always necessarily true. The polarity of sync pulses for RGB-type monitors is determined by the software drivers used in the computer's video boards. Thus, different computer systems may use sync signals having different polarities. In some platforms, for example, MS-DOS, HSYNC pulses are negative. In other platforms, for example, Windows, HSYNC pulses are positive. Thus, to switch between these two platforms, monitors, which are generally considered to be non-platform specific, must be sufficiently sophisticated to distinguish between the different types of sync signals and adjust their operations appropriately. If, however, the display system is configured as illustrated in Fig. 1c such that sync information is presumed negative and combined with a video signal prior to transmission from the video source 36 to the video monitor 38, the video monitor 38 would be unable to distinguish whether the sync signal, once separated from the video signal, should be positive or negative. For this reason, the three line solution illustrated in Fig. 1c is used infrequently. Instead, the four line (R, G, B, composite sync) solution illustrated in Fig. 1b, while requiring the use of additional cables and associated connection circuitry, is more commonly used since, by maintaining a dedicated sync line, the polarity information for synchronization signals is preserved.

#### **Summary of the Invention**

The present invention provides a video data transmission and display system which enables the transmission of three data signals and two synchronization signals over three lines while simultaneously preserving polarity information for the synchronization signals without need for complicated polarity detection and encoding techniques. By doing so, both the cost and the complexity of a video data transmission and display system may be substantially reduced.

In accordance with the present invention, a video encoder respectively combines first and second video data signals such as the R and B signals with first and second synchronization signals such as the HSYNC and VSYNC signals to produce first and second video/synchronization composite signals, both of which are polarity insensitive. The two video/synchronization composite signals are transmitted, together with a third video signal such as the G signal, to a video monitor via first, second and third lines, respectively. The video monitor includes a video decoder which separates the original video and synchronization signals from each of the video/synchronization composite signals.

The video encoder includes a first combine circuit which produces the first video/synchronization composite signal from the first video and first synchronization signals and a second combine circuit which produces the second video/synchronization composite signal from the second video and second synchronization signals. Each combine circuit includes an operational amplifier having an amplifying input coupled to a video data signal and a inverting input coupled to a synchronization signal. By coupling the operational amplifier in this manner, the output of the combine circuit is a video/synchronization composite signal comprised of a combination of the inversion of the synchronization signal and the video signal. By adding the video signal to an inversion of the synchronization signal, the video and synchronization components of the resultant video/synchronization composite signal may be readily discerned, regardless of polarity, as the inversion of a negative-going synchronization signal causes a below-axis shift of the video component of the video/synchronization composite signal.

The video decoder includes a first separator circuit which generates the first video signal and the first synchronization signal from the first video/synchronization composite signal and a second separator circuit which generates the second video signal and the second synchronization signal from the second video/synchronization composite signal. Each separator circuit

generates the video signal by combining the video/synchronization composite signal and the synchronization signal. In turn, the synchronization signal is produced by a comparator having, as inputs thereto, the video/synchronization composite signal and a negative reference voltage signal having a magnitude approximately equal to the difference between a peak pulse level for the synchronization signal and a peak pulse level from the video signal.

#### **Brief Description of the Drawings**

Fig. 1a is a block diagram of a conventional 5-line solution to interconnecting a video source and a video monitor.

Fig. 1b is a block diagram of a conventional 4-line solution to interconnecting a video source and a video monitor;

Fig. 1c is a block diagram of a conventional 3-line solution to interconnecting a video source and a video monitor.

Fig. 2 is a graphical illustration of a typical video signal.

Fig. 3 is a graphical illustration of the video signal of Fig. 2 combined with a negative-going sync pulse.

Fig. 4 is a simplified block diagram of a video display system constructed in accordance with the teachings of the present invention.

Fig. 5 is a block diagram of a combine circuit of the encoder of Fig. 4.

Fig. 6 is a graphical illustration of the combination of a video signal and a positive-going sync pulse by the combine circuit of Fig. 5.

Fig. 7 is a graphical illustration of the combination of a video signal and a negative-going sync pulse by the combine circuit of Fig. 5.

Fig. 8 is a block diagram of a separator circuit of the decoder of Fig. 4.

#### **Detailed Description of the Preferred Embodiment**

Referring momentarily to Figs. 2-3, certain characteristics of a video data signal, whether R, G or B, which permit a sync signal to be combined therewith in a video/synchronization composite signal in accordance with the teachings of the present invention shall now be described in greater detail.

As may be seen in Fig. 2, a video signal 46 has an amplitude which varies between selected analog levels as a function of time. Each level corresponds to the intensity of a picture element (or "PEL") of a particular color to be generated while the time at which the signal is generated at that level 5 corresponds to a location, within the display, where the PEL having the indicated color and intensity is to be generated. As every video display is comprised of a discrete number of PELs, the video signal 46 changes level each time it moves from PEL to PEL. As previously set forth, the video signal 46 periodically includes blanking periods 48, during which the 10 amplitude of the video signal 46 drops to zero, which provide time for the electron beam to reposition itself for scanning a next line or next screen. As both the HSYNC and VSYNC signals always occur during the blanking periods 48, it is possible, when producing a video/synchronization composite signal, to place synchronization information in the blanking periods 48 of the 15 video signal 46. An exemplary video/synchronization composite signal 46' is shown in Fig. 3. As may now be seen, the video/synchronization composite signal 46' now includes a series of sync data components 50, all of which occur during the blanking periods 48 which separates video data components 52. To ensure that the sync data components 50 are not confused with the 20 video data components 52, all sync data components 50 are negative while all video data components 52 are positive.

Referring now to Fig. 4, a video display system 54 constructed in accordance with the teachings of the present invention will now be described in greater detail. Specifically, the invention is directed to a video display 25 system 54 which, depending on certain characteristic of an original synchronization signal, modifies one or both of the video and synchronization components of a video/synchronization composite signal produced from an original video signal and the original synchronization signal. The video display system 54 is comprised of a computer system 56 coupled to a video monitor 58. The computer system 56 provides, as an output thereof, video 30

data to the video monitor 58 where an image is generated using the video data provided thereto. Of course, the designation of the computer system 54 as the source of the video data is purely by way of example and that other sources of video data such as laser disc or digital video disc (or "DVD") players are equally suitable for use as the source of video data.

5 The computer system 56 includes a video source 60 which generates three video signals, R, B and G, and two synchronization signals HSYNC and VSYNC. The R B and G video signals are respectively output on first, third and fifth output lines 62, 66 and 70 while the HSYNC and VSYNC 10 synchronization signals are output on the second and fourth output lines 64 and 68. Coupled to the output lines 62-70 is an video encoder 72 which converts the five input signals into three output signals. More specifically, the video encoder 72 converts the R video signal and the HSYNC synchronization signal into a first video/synchronization composite signal R + HSYNC, converts the B video signal and the VSYNC synchronization signal into a second video/synchronization composite signal B + VSYNC and passes the G video signal without modification. It is specifically contemplated that, in alternate embodiments of the invention, any of the synchronization signals may be combined with any of the video signals to produce a video/ 15 synchronization composite signal. It is further contemplated that, in still other alternate embodiments of the invention, others of the video signals may be selected to pass through the video encoder 72 without modification. It is generally recommended, however, that the G signal remain uncombined since, in some video display systems, the G signal is used to carry other 20 information such as a combined synchronization signal. It should be noted that the computer system 56 has been greatly simplified for ease of illustration and that various other types of electronic devices are typically 25 incorporated therein. It should also be noted that it is specifically contemplated that the video signal source 60 may be variously configured to encompass devices such as video signal generators and/or devices which 30

extract video signals from a storage medium, for example, a compact disc (or "CD").

The encoder 72 is comprised of first and second combine circuits 74 and 76. The first combine circuit 74 has a first input coupled to the R output of the video signal source 60, a second input coupled to the HSYNC output of the video signal source 60 and an output which provides the R + HSYNC video/synchronization composite signal. The second combine circuit 76 has a first input coupled to the B output of the video signal source 60, a second input coupled to the VSYNC output of the video signal source 60 and an output which provides the B + VSYNC video/synchronization signal. The G signal, on the other hand, passes through the video encoder 72 without manipulation.

The video monitor 58 includes a video decoder 84 coupled to the first, second and third output lines 78, 80 and 82 of the computer system 56 and a display generator 86 coupled to the video decoder 84. Again, it should be noted that the video monitor 58 has been greatly simplified for ease of illustration and that various other types of electronic devices not shown in Fig. 4 are typically incorporated therein. The video decoder 84 is comprised of a first separator circuit 88 having an input coupled to the R + HSYNC video/synchronization composite output line 78 of the computer system 56, a first output line 92 on which the R video signal generated thereby is placed and a second output line 94 on which the HSYNC synchronization signal generated thereby is placed and a second separator circuit 90 having an input coupled to the B + VSYNC output line 80 of the computer system 56, a first output line 96 on which the B video signal generated thereby is placed and a second output line 98 on which the VSYNC synchronization signal generated thereby is placed. Similar to the video encoder 72, the G video signal passes through the video decoder 84 unmodified.

Referring next to Fig. 5, the combine circuits 74 and 76 will now be described in greater detail. Each combine circuit 74, 76 is comprised of an

operational amplifier 100 having a video signal tied to an non-inverting input thereof and a synchronization signal tied to an inverting input thereof. An input resistor  $R_i$  is connected between the source of the synchronization signal and the inverting input of the operational amplifier 100 while a 5 feedback resistor  $R_f$  is connected between the output of the operational amplifier 100 and the inverting input.

Referring collectively to Figs. 5 and 6, the operation of the combine circuit 74, 76 to produce a video/synchronization composite signal from a video signal and a positive-going synchronization signal will now be 10 described in greater detail. At  $t_0$ , both the video signal 102, the synchronization signal 104 and the video/synchronization composite signal 106 are low. At  $t_1$ , the synchronization signal 104 pulses high while the video signal is in a blanking period. As the synchronization signal 104 is tied to the inverting input of the operational amplifier 100 and the video 15 signal 102 remains low, the video/synchronization composite signal 106 is driven low into an inverted synchronization pulse. At  $t_2$ , the synchronization pulse ends and the synchronization signal 104 returns to zero. In response, the video/synchronization composite signal 106 also returns to zero. At  $t_3$ , the blanking period of the video signal 102 ends and the video signal 102 20 begins to contain video data. As the video signal 102 is tied to the non-inverting input of the operational amplifier 100 while the synchronization signal 104 remains low, the video signal 102 passes through the operational amplifier 100. Thus, the video/synchronization composite signal 106 is driven high to match the video data. At  $t_4$ , the video signal 102 enters a 25 next blanking period, thereby dropping the video/synchronization composite signal 106 to zero and, at  $t_5$ , the synchronization signal 104 pulses, thereby driving the video/synchronization composite signal 106 into another inverted synchronization pulse.

It should be noted that, while, in Fig. 6, the synchronization signal 104 and the video/synchronization composite signal 106 appear to be of equal magnitude and opposite polarity at  $t_1$ , the magnitude of the video/synchronization composite signal 106 depends on the values selected for resistors  $R_i$  and  $R_f$ . Specifically, the magnitude of the video/synchronization composite signal 106 shall be equal to  $-(R_f/R_i)$  times the synchronization signal 104. Similarly, while the video signal 102 and the video/synchronization composite signal 106 also appear to be of equal magnitude between  $t_3$  and  $t_4$ , the magnitude of the video/synchronization composite signal is equal to  $(1+R_f/R_i)$  times the video signal 102. Furthermore, while the magnitude of the video/synchronization signal 106 may be set at selected levels by appropriate selection of  $R_f$  and  $R_i$ , it should be clearly understood that the ratio of the magnitude of video component 106a to the video signal 102 will vary in comparison to the ratio of the synchronization component 106b to the synchronization signal 104. For example, if  $R_f$  and  $R_i$ , are selected such that data component 106a of the video/synchronization composite signal 106 has a gain of 2, the synchronization component 106b will have a gain of -1. While various magnitudes for the video and synchronization components 106a and 106b are acceptable for the uses contemplated herein, suitable magnitudes for peak video and synchronization signals 102 and 104 are 1 volt and 5 volts, respectively, while suitable magnitudes for peak video component and synchronization components 106a and 106b are 2 and -5 volts, respectively.

In Fig. 6, the video/synchronization composite signal 106 produced in response to a positive-going synchronization signal 104 is shown. It is, however, the video/synchronization composite signal produced by the video encoder 72 in response to a negative-going synchronization pulse that is of particular interest. Turning now to Figs. 5 and 7, the operation of the combine circuit 74, 76 to produce a video/synchronization composite signal 106' from the video signal and a negative-going synchronization signal 104'.

will now be described in greater detail. Unlike a positive-going synchronization signal characterized by a normally low state and periodic positive-going voltage pulses into a high state, a negative-going synchronization signal is characterized by a normally high state and periodic downward-going pulses into a low state. As before, suitable high and low states for the synchronization pulse 104' are +5 volts and zero and the peak level for the video signal 102 is +1 volt.

At  $t_0$ , the video signal 102 is low, the synchronization signal 104' is high and the video/synchronization composite signal 106' is the inversion of the synchronization signal 104', i.e., -5 volts. At  $t_1$ , the synchronization signal 104' pulses low to zero while the video signal 102' is in a blanking period. As the synchronization signal 104' is tied to the inverting input of the operational amplifier 100 and the video signal 102 remains low, the video/synchronization composite signal 106' is driven to zero, thereby matching the synchronization signal 104'. At  $t_2$ , the synchronization pulse ends and the synchronization signal 104' returns to its normal high state and the video/synchronization composite pulse 106' returns to its normal low state (-5 volts) produced by inverting the synchronization pulse 104'. At  $t_3$ , the blanking period of the video signal 102 ends and the video signal 102 begins to contain video data. As the video signal 102 is tied to the non-inverting input of the operational amplifier 100 while the synchronization signal 104 remains high, the video signal 102 is added to the inversion of the synchronization signal 104', thereby producing the video/synchronization composite signal 106' illustrated in Fig. 7. As may be seen, between  $t_3$  and  $t_4$ , the net effect of combining the video and synchronization signals 102 and 104' result in a downward shift of the video signal 102 (after a gain of 2) by an amount equal to the magnitude of the normally high (+5 volts) state of the synchronization signal 104'. At  $t_4$ , the video signal 10' enters a next blanking period, thereby dropping the video/synchronization composite signal 106' to zero and, at  $t_5$ , the synchronization signal 106' again pulses to drive

the video/synchronization composite signal 106' to zero. As may now be seen, while both the video and synchronization components 106a' and 106b' have been changed, relative to the original signals 102, 104', by the encoder 72, the identity of both the video signal 102 and the synchronization signal 104' 5 have been maintained in the video/synchronization composite signal 106'. Thus, a properly configured video decoder can readily separate the two signals

Referring next to Fig. 8, the separator circuits 88, 90 for removing the 10 video and synchronization information encoded into the video/ synchronization composite signal 106 or 106' will now be described in greater detail. As may now be seen, each separator circuit 88, 90 is comprised of an operational amplifier 108 and a comparator 110. The operational amplifier 108 has the video/synchronization composite signal tied to the non-inverting input and the inverting input tied to its output. The comparator 110 has a 15 first input tied to the output of the operational amplifier 108 and a second input tied to a reference voltage signal. The outputs of the operational amplifier 108 and the comparator 110 are tied to a common node 114 (the first output of the separator circuit 88, 90) with balancing resistors  $R_a$  and  $R_b$  placed between the output of the operational amplifier 108 and the output of 20 the comparator 110, respectively, and the node 114. The output of the comparator 110 is also tied to the second output of the separator circuit 88, 90.

Referring next to Figs. 6 and 8, the operation of the separator circuits 25 88, 90 to separate the video signal 102 and the synchronization signal 104 from the video/synchronization composite signal 106 when the synchronization signal 104 is positive-going will now be described in greater detail. As the video/synchronization composite signal is tied to the non-inverting input of the operational amplifier and the output of the operational amplifier 108 is tied back to the inverting input thereof, the operational 30 amplifier 108 passes the video/synchronization composite signal. Thus, the

video/synchronization composite signal and a reference voltage signal 116 are provided as first and second inputs to the comparator 110. As shown in Fig. 6, the reference voltage 116 is preferably selected to be a negative voltage having a magnitude approximately equal to the difference between the peak value 118 of the video signal 102 and the peak value 120 of the synchronization signal 104. Thus, for the provided example, the reference voltage signal 116 should be set to -3 volts. It should be clearly understood, however, that the magnitude of the reference voltage signal 116 may have any value between 0 and the preferred value.

As the positive and negative inputs to the comparator 110 are respectively tied to the reference voltage signal 116 and the video/synchronization composite signal 106, the output of the comparator 110 goes high whenever the video/synchronization composite signal 106 drops below the reference voltage signal 116. Thus, the output of the comparator 110 matches the original synchronization signal 104 and is, therefore, provided as the second output of the separator circuit 88, 90. Furthermore, when the output of the comparator 110 is combined with the video/synchronization composite signal 106, the output of the comparator 110 cancels the synchronization component of the video/synchronization signal 106, thereby restoring the original video signal at node 114 which is, therefore, provided as the first output of the separator circuit 88, 90. Of course, any gain in the video signal is removed by proper selection of the  $R_a$  and  $R_b$  resistors.

An identical result is achieved when the video/synchronization composite signal 106' is input the separator circuit 88, 90. As before, the output of the comparator 110 goes high whenever the video/synchronization signal 106' drops below the negative reference voltage 116. Here, however, the output of the comparator is driven high for the video component of the video/synchronization signal 116' but remains low for the synchronization component of the video/synchronization composite signal 106'. Thus, when the video/synchronization composite signal 106' and the output of the

comparator 110 are combined, the synchronization component is unchanged while the video component is shifted back to its original magnitude, thereby restoring the video signal 102. Furthermore, as the output of the comparator 110 is a normally high signal which is driven low at the synchronization 5 pulses, the output of the comparator 110 is the same as the original synchronization signal 104'.

Although illustrative embodiments of the invention have been shown and described, other modifications, changes, and substitutions are intended in the foregoing disclosure. For example, the invention is equally suitable 10 for use in a wide variety of video transmission and display systems other than those specifically disclosed herein. Accordingly, it is appropriate that the appended claims be construed broadly and in a manner consistent with the scope of the invention.

**WHAT IS CLAIMED IS:**

1. A video display system, comprising:
  - 2 a video signal generator having first, second and third outputs, said video signal generator providing a first video/synchronization composite signal at said first output, a second video/synchronization composite signal at said second output and a video signal at said third output; and
  - 6 a video monitor having first, second and third inputs respectively coupled to said first, second and third outputs of said video signal generator, said video monitor generating an image from said first video/synchronization composite signal, said second video/synchronization composite signal and said video signal.
- 1 2. A video display system according to claim 1 wherein said video signal generator further comprises a video source having first, second, third, fourth and fifth outputs, said video source providing a first video signal on said first output, a first synchronization signal on said second output, a second video signal on said third output, a second synchronization signal on said fourth output and a third video signal on said fifth output.
- 1 3. A video display system according to claim 2 wherein said video signal generator further comprises a first combine circuit having first and second inputs respectively coupled to said first and second outputs of said video source and an output coupled to said first output of said video signal generator, said first combine circuit generating said first video/synchronization composite signal from said first video signal and said first composite signal.
- 1 2. A video display system according to claim 3 wherein said first combine circuit further comprises:

3                   an operation amplifier having an amplifying input, an inverting input  
4                   and an output, said amplifying input coupled to said first output of said  
5                   video source to receive said first video signal therefrom and said inverting  
6                   input coupled to said second output of said video source to receive said first  
7                   synchronization signal therefrom;

8                   said operational amplifier providing said first video/synchronization  
9                   composite signal at said output thereof.

1               5. A video display system according to claim 3 wherein said video  
2                   signal generator further comprises a second combine circuit having first and  
3                   second inputs respectively coupled to said third and fourth outputs of said  
4                   video source and an output coupled to said second output of said video signal  
5                   generator, said second combine circuit generating said second  
6                   video/synchronization composite signal from said second video signal and  
7                   said second composite signal.

1               6. A video display system according to claim 5 wherein:  
2                   said first combine circuit further comprises a first operational  
3                   amplifier having an amplifying input, an inverting input and an output, said  
4                   amplifying input coupled to said first output of said video source to receive  
5                   said first video signal therefrom and said inverting input coupled to said  
6                   second output of said video source to receive said first synchronization signal  
7                   therefrom, said first operational amplifier providing said first  
8                   video/synchronization composite signal at said output thereof;

9                   said second combine circuit further comprises a second operational  
10                  amplifier having an amplifying input, an inverting input and an output, said  
11                  amplifying input coupled to said third output of said video source to receive  
12                  said second video signal therefrom and said inverting input coupled to said  
13                  fourth output of said video source to receive said second synchronization

14 signal therefrom, said second operational amplifier providing said second  
15 video/synchronization composite signal at said output thereof.

7. A video display system according to claim 2 wherein said video monitor further comprises a first separator circuit having an input coupled to said first input of said video monitor and first and second outputs, said first separator circuit separating said first video signal and said first synchronization signal from said first video/synchronization composite signal and respectively providing said first video signal and said first synchronization signal on said first and second outputs.

1 8. A video display system according to claim 7 wherein said first  
2 separator circuit further comprises:

3 an operational amplifier having an amplifying input, an inverting  
4 input and an output, said amplifying input coupled to said first output of  
5 said video signal generator to receive said first video/synchronization  
6 composite signal and said output of said operational amplifier coupled to said  
7 inverting input of said operational amplifier and to said first output of said  
8 first separator circuit;

9 a comparator having first and second inputs and an output, said first  
10 input of said comparator coupled to said output of said operational amplifier,  
11 said second input of said comparator coupled to a voltage reference signal  
12 and said output of said comparator coupled to said output of said first  
13 separator circuit and to said second output of said first separator circuit.

1 9. A video display system according to claim 8 wherein said first  
2 reference voltage is a negative voltage signal having a first magnitude  
3 selected to be approximately the difference between a peak value of said first  
4 video signal and a peak value of said first synchronization signal.

1           10. A video display system according to claim 7 wherein said video  
2 monitor further comprises a second separator circuit having an input coupled  
3 to said second input of said video monitor and first and second outputs, said  
4 second separator circuit separating said second video signal and said second  
5 synchronization signal from said second video/synchronization composite  
6 signal and respectively providing said second video signal and said second  
7 synchronization signal on said first and second outputs.

1           11. A video display system according to claim 10 wherein:  
2            said first separator circuit further comprises an operational amplifier  
3 having an amplifying input, an inverting input and an output, said  
4 amplifying input coupled to said first output of said video signal generator to  
5 receive said first video/synchronization composite signal and said output of  
6 said operational amplifier coupled to said inverting input of said operational  
7 amplifier and to said first output of said first separator circuit, a comparator  
8 having first and second inputs and an output, said first input of said  
9 comparator coupled to said output of said operational amplifier, said second  
10 input of said comparator coupled to a first voltage reference signal and said  
11 output of said comparator coupled to said first output of said first separator  
12 circuit and said second output of said first separator circuit;  
13            said second separator circuit further comprises an operational  
14 amplifier having an amplifying input, an inverting input and an output, said  
15 amplifying input coupled to said second output of said video signal generator to  
16 receive said second video/synchronization composite signal and said output of  
17 said operational amplifier coupled to said inverting input of said  
18 operational amplifier and to said first output of said second separator circuit,  
19 a comparator having first and second inputs and an output, said first input  
20 of said comparator coupled to said output of said operational amplifier, said  
21 second input of said comparator coupled to a second voltage reference signal

22 and said output of said comparator coupled to said first output of said second separator circuit and to said second output of said second separator circuit.

1           12. A video display system according to claim 10 wherein said first  
2 reference voltage is a negative voltage signal having a first magnitude  
3 selected to be approximately the difference between a peak value of said first  
4 video signal and a peak value of said first synchronization signal and said  
5 second reference voltage is a negative voltage signal having a second  
6 magnitude selected to be approximately the difference between a peak value  
7 of said second video signal and a peak value of said second synchronization  
8 signal.

1           13. For a video display system which includes a video signal source  
2 which provides first, second and third video signals, a first synchronization  
3 signal and a second synchronization signal, a video encoder comprising:

4           a first combine circuit having first and second inputs and an output,  
5 said first input connected to receive said first video signal from said video  
6 signal source, said second input connected to receive said first  
7 synchronization signal from said video signal source, said first combine  
8 circuit generating a first video/synchronization composite signal from said  
9 first video signal and said first synchronization signal and providing said  
10 first video/synchronization composite signal at said output; and

11           a second combine circuit having first and second inputs and an output,  
12 said first input connected to receive said second video signal from said video  
13 signal source, said second input connected to receive said second  
14 synchronization signal from said video signal source, said second combine  
15 circuit generating a second video/synchronization composite signal from said  
16 second video signal and said second synchronization signal and providing  
17 said second video/synchronization composite signal at said output.

1           14. A video encoder according to claim 13 wherein said first, second  
2           and third video signals are R, B and G video signals, respectively and said  
3           first and second synchronization signals are HSYNC and VSYNC  
4           synchronization signals, respectively.

1           15. A video encoder according to claim 14 wherein:  
2           said first combine circuit further comprises a first operational  
3           amplifier having an amplifying input, an inverting input and an output, said  
4           amplifying input connected to receive said R video signal from said first  
5           output of said video signal source and said inverting input connected to  
6           receive said HSYNC synchronization signal from said second output of said  
7           video signal source, said first operational amplifier inverting said HSYNC  
8           synchronization signal and adding said inverted HSYNC synchronization  
9           signal to said R video signal to generate said first video/synchronization  
10           composite signal; and

11           said second combine circuit further comprises a second operational  
12           amplifier having an amplifying input, an inverting input and an output, said  
13           amplifying input connected to receive said B video signal from said video  
14           signal source and said inverting input connected to said second operational amplifier  
15           inverting said VSYNC synchronization signal and adding said inverted  
16           VSYNC synchronization signal to said B video signal to generate said second  
17           video/synchronization composite signal.

1           16. A method for encoding video and synchronization data into a  
2           polarity insensitive video/synchronization composite signal, comprising the  
3           steps of:  
4           receiving a video signal and a synchronization signal from a video  
5           source;  
6           inverting said synchronization signal;

7                   producing a polarity insensitive video/synchronization composite signal  
8    by adding said inverted synchronization signal to said video signal;  
      transmitting said produced polarity insensitive video/synchronization  
      composite signal to a video monitor.

1                 17. For a video monitor which receives a first video/synchronization  
2    composite signal, a second video/synchronization composite signal and a third  
3    video signal from a encoded video signal source, a video decoder comprising:

4                 a first separator circuit having an input and first and second outputs,  
5    said input connected to receive a first video/synchronization composite signal  
6    from said encoded video signal source, said first separator circuit generating  
7    a first video signal and a first synchronization signal from said first  
8    video/synchronization composite signal, providing said first video signal at  
9    said first output and providing said first synchronization signal at said  
10   second output; and

11                a second separator circuit having an input and first and second  
12    outputs, said input connected to receive a second video/synchronization  
13    composite signal from said encoded video signal source, said second separator  
14    circuit generating a second video signal and a second synchronization signal  
15    from said second video/synchronization composite signal, providing said  
16    second video signal at said first output and providing said second  
17    synchronization signal at said second output.

1                 18. A video decoder according to claim 17 wherein:  
2    said first separator circuit further comprises an operational amplifier  
3    having an amplifying input, an inverting input and an output, a comparator  
4    having first and second inputs and an output;  
5    said amplifying input of said operational amplifier connected to receive  
6    said first video/synchronization composite signal from said encoded video

7        source and said output of said operational amplifier coupled to said inverting  
8        input and said output of said first separator circuit;

9                said first input of said comparator coupled to said output of said  
10        operational amplifier, said second input of said comparator coupled to a first  
11        voltage reference signal and said output of said comparator coupled to said  
12        first output of said first separator circuit and to said second output of said  
13        first separator circuit;

14                said operational amplifier passing said first video/synchronization  
15        composite signal to said output of said first separator circuit;

16                said comparator generating said first synchronization signal for  
17        combination with said first video/synchronization composite signal at said  
18        output of said first separator circuit to produce said first video signal and for  
19        output at said second output of said first separator circuit.

1                19.        A video decoder according to claim 18 wherein:

2                said second separator circuit further comprises an operational  
3        amplifier having an amplifying input, an inverting input and an output;

4                said amplifying input of said operational amplifier connected to receive  
5        said second video/synchronization composite signal from said encoded video  
6        source and said output of said operational amplifier coupled to said inverting  
7        input and said output of said second separator circuit;

8                said first input of said comparator coupled to said output of said  
9        operational amplifier, said second input of said comparator coupled to a  
10        second voltage reference signal and said output of said comparator coupled to  
11        said first output of said second separator circuit and to said second output of  
12        said second separator circuit;

13                said operational amplifier passing said second video/synchronization  
14        composite signal to said output of said second separator circuit;

15                said comparator generating said second synchronization signal for  
16        combination with said second video/synchronization composite signal at said

17       output of said second separator circuit to produce said second video signal  
18       and for output at said second output of said second separator circuit.

1           20. A video decoder according to claim 17 wherein said first and  
2       second video signals are R and B video signals, respectively, and said first  
3       and second synchronization signals are HSYNC and VSYNC synchronization  
signals, respectively.

1           21. A video decoder according to claim 20 wherein:  
2       said first separator circuit further comprises an operational amplifier  
3       having an amplifying input, an inverting input and an output, a comparator  
4       having first and second inputs and an output;  
5       said amplifying input of said operational amplifier connected to receive  
6       said first video/synchronization composite signal from said encoded video  
7       source and said output of said operational amplifier coupled to said inverting  
8       input and said output of said first separator circuit;  
9       said first input of said comparator coupled to said output of said  
10      operational amplifier, said second input of said comparator coupled to a first  
11      voltage reference signal and said output of said comparator coupled to said  
12      first output of said first separator circuit and to said second output of said  
13      first separator circuit;  
14       said operational amplifier passing said first video/synchronization  
15      composite signal to said output of said first separator circuit;  
16       said comparator generating a HSYNC signal for combination with said  
17      first video/synchronization composite signal at said output of said first  
18      separator circuit to produce said R video signal and for output at said second  
output of said first separator circuit.

1           22. A video decoder according to claim 21 wherein:

2           said second separator circuit further comprises an operational  
3           amplifier having an amplifying input, an inverting input and an output;  
4           said amplifying input of said operational amplifier connected to receive  
5           said second video/synchronization composite signal from said encoded video  
6           source and said output of said operational amplifier coupled to said inverting  
7           input and said output of said second separator circuit;  
8           said first input of said comparator coupled to said output of said  
9           operational amplifier, said second input of said comparator coupled to a  
10           second voltage reference signal and said output of said comparator coupled to  
11           said first output of said second separator circuit and to said second output of  
12           said second separator circuit;  
13           said operational amplifier passing said second video/synchronization  
14           composite signal to said output of said second separator circuit;  
15           said comparator generating a VSYNC signal for combination with said  
16           second video/synchronization composite signal at said output of said second  
17           separator circuit to produce said B video signal and for output at said second  
          output of said second separator circuit.

1           23.    A method for decoding a polarity insensitive  
2           video/synchronization composite signal into a video signal and  
3           synchronization signal, comprising the steps of:  
4           receiving a polarity insensitive video/synchronization composite signal  
5           from an encoded video source;  
6           generating a synchronization signal from said polarity insensitive  
7           video/synchronization composite signal and a reference voltage signal;  
8           combining said synchronization signal and said polarity insensitive  
9           video/synchronization composite signal to produce a video signal; and  
10           generating an image using said video signal and said synchronization  
11           signal.

1/4






Fig. 1A  
(PRIOR ART)Fig. 1B  
(PRIOR ART)Fig. 1C  
(PRIOR ART)

Fig. 2




2/4

Fig. 3



54

Fig. 4



3/4

Fig. 5





Fig. 6



4/4

Fig. 7





Fig. 8



## INTERNATIONAL SEARCH REPORT

International application No.

PCT/US98/00699

## A. CLASSIFICATION OF SUBJECT MATTER

IPC(6) :G09G 5/00

US CL :345/210,211,212,213,214,215

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 345/210,211,212,213,214,215

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 5,389,952 A (KIKINIS) 14 February 1995, summary; figures 1-5; col. 3, line 44 - col. 4, line 51; col. 5, line 4 - col. 6, line 18.	1-5,7,10, 12-14, 16-17, 20, 23
Y	US 4,012,592 A (RICARD) 15 March 1977, summary; figures 1-2; col. 3, line 60 - col. 8, line 60; col. 9, lines 1-68.	1-5,7,10, 12-14,16-17,20,23
A	US 5,579,029 A (ARAI et al) 26 November 1996, summary; figures 1-12; col. 13, line 25 - col. 14, line 65.	6,8-9,11, 15,18,19, 21-22

Further documents are listed in the continuation of Box C.

See patent family annex.

* Special categories of cited documents:	*T*	later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
*A* document defining the general state of the art which is not considered to be of particular relevance	*X*	document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
*E* earlier document published on or after the international filing date	*Y*	document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
*L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	*&*	document member of the same patent family
*O* document referring to an oral disclosure, use, exhibition or other means		
*P* document published prior to the international filing date but later than the priority date claimed		

Date of the actual completion of the international search

22 APRIL 1998

Date of mailing of the international search report

28 JUL 1998

Name and mailing address of the ISA/US  
Commissioner of Patents and Trademarks  
Box PCT  
Washington, D.C. 20231  
Facsimile No. (703) 305-3230

Authorized officer

VIJAY SHANKAR

Telephone No. (703) 305-4763